2021

Daniela Kaufmann

Formal Verification of Integer Multiplier Circuits using Algebraic Reasoning: A Survey WorkshopKeynoteInvited

In Recent Findings in Boolean Techniques - Selected Papers from the 14th Intl. Workshop on Boolean Problems (IWSBP), 2021.

Abstract | Links

Daniela Kaufmann, Armin Biere

AMulet 2.0 for Verifying Multiplier Circuits Conference

In Proc. 27th Intl. Conf. on Tools and Algorithms for the Construction and Analysis of Systems (TACAS), 2021.

Abstract | Links

2020

Daniela Kaufmann, Mathias Fleury, Armin Biere

The Proof Checkers Pacheck and Pastèque for the Practical Algebraic Calculus Conference

In Proc. 20th Intl. Conf. on Formal Methods in Computer Aided Design (FMCAD'20), 2020.

Abstract | Links

Mathias Fleury, Daniela Kaufmann

Practical Algebraic Calculus Checker Technical Report

Archive of Formal Proofs, 2020.

Abstract | Links

Daniela Kaufmann, Armin Biere

Nullstellensatz-Proofs for Multiplier Verification Workshop

In Proc. Computer Algebra in Scientific Computing (CASC'20), vol. 12291 , LNCS Springer, 2020.

Abstract | Links

Daniela Kaufmann

Formal Verification of Multiplier Circuits using Computer Algebra PhD Thesis

Johannes Kepler University, 2020.

Abstract | Links

Daniela Kaufmann, Armin Biere, Manuel Kauers

From DRUP to PAC and Back Conference

In Proc. Design, Automation and Test in Europe (DATE'20), IEEE, 2020.

Abstract | Links

Daniela Kaufmann

Verifying Multipliers using Computer Algebra Student Forum

PhD Forum of Design, Automation and Test in Europe (DATE'20), 2020.

Abstract | Links

Daniela Kaufmann, Manuel Kauers, Armin Biere

SAT, Computer Algebra, Multipliers WorkshopInvited

In Vampire 2018 and Vampire 2019. The 5th and 6th Vampire Workshops, EasyChair, 2020.

Abstract | Links

Daniela Kaufmann, Armin Biere, Manuel Kauers

Incremental Column-Wise Verification of Arithmetic Circuits Using Computer Algebra Journal

Formal Methods in System Design, 2020.

Abstract | Links

2019

Daniela Kaufmann

Influence of the Reduction Order in Multiplier Verification using Computer Algebra Student Forum

Student Forum of 19th Intl. Conf. on Formal Methods in Computer Aided Design (FMCAD'19), 2019.

Abstract | Links

Daniela Kaufmann, Armin Biere, Manuel Kauers

Verifying Large Multipliers by Combining SAT and Computer Algebra Conference

In Proc. 19th Intl. Conf. on Formal Methods in Computer Aided Design (FMCAD'19), IEEE, 2019.

Abstract | Links

Daniela Kaufmann, Manuel Kauers, Armin Biere, David Cok

Arithmetic Verification Problems Submitted to the SAT Race 2019 Technical Report

In Proc. of SAT Race 2019 - Solver and Benchmark Descriptions, B-2019-1 , Department of Computer Science Series of Publications B, 2019.

Links

2018

Daniela Ritirc (*), Armin Biere, Manuel Kauers

A Practical Polynomial Calculus for Arithmetic Circuit Verification Workshop

In Proc. 3rd Intl. Workshop on Satisfiability Checking and Symbolic Computation (SC2'18), CEUR-WS, 2018.

Abstract | Links

Daniela Ritirc (*), Armin Biere, Manuel Kauers

Improving and Extending the Algebraic Approach for Verifying Gate-Level Multipliers Conference

In Proc. Design, Automation and Test in Europe (DATE'18), IEEE, 2018.

Abstract | Links

2017

Armin Biere, Manuel Kauers, Daniela Ritirc (*)

Challenges in Verifying Arithmetic Circuits Using Computer Algebra ConferenceInvited

In Proc. 19th Intl. Symp. on Symbolic and Numeric Algorithms for Scientific Computing (SYNASC'17), IEEE, 2017.

Abstract | Links

Daniela Ritirc (*), Armin Biere, Manuel Kauers

Column-Wise Verification of Mulitpliers Using Computer Algebra ConferenceBest Paper Award

In Proc. 17th Intl. Conf. on Formal Methods in Computer Aided Design (FMCAD'17), IEEE, 2017.

Abstract | Links

(*) Before 10/2018 I published using my maiden name ‘Ritirc’.